

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/796,694	5,694 03/08/2004		Man-ho Chiang	3409-166	2864
22204	7590	03/16/2006		EXAM	INER
NIXON PEA			NGUYEN, HOA CAO		
401 9TH STR SUITE 900	KEEI, NV	V	ART UNIT	PAPER NUMBER	
WASHINGTO	ON, DC	20004-2128	2841		

DATE MAILED: 03/16/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	A a a bi a a a a a a a a a a a a a a a a	Anglicant/->						
	Application No.	Applicant(s)						
Office Action Summary	10/796,694	CHIANG ET AL.						
Office Action Summary	Examiner	Art Unit						
The MAIL INC DATE of this communication on	Hoa C. Nguyen	2841						
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with	the correspondence address						
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	OATE OF THIS COMMUNICA 136(a). In no event, however, may a repl will apply and will expire SIX (6) MONTH e, cause the application to become ABAN	ATION. By be timely filed IS from the mailing date of this communication. NDONED (35 U.S.C. § 133).						
Status								
1) Responsive to communication(s) filed on <u>08 N</u>	1) Responsive to communication(s) filed on 08 March 2004.							
,_	· 							
. —								
closed in accordance with the practice under	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
4) ⊠ Claim(s) <u>1-16</u> is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☒ Claim(s) <u>1-16</u> is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/a	awn from consideration.							
Application Papers								
 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on 29 July 2004 is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority under 35 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date None.	Paper No(s)/	mmary (PTO-413) Mail Date ormal Patent Application (PTO-152)						

Art Unit: 2841

DETAILED ACTION

Claim Objections

1. Claim 3 is objected to because of the following informalities: The recitation "the soldered attachment" lacks antecedent basis and must be changed to "soldered attachment". Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Bloom (US 5726615).

Regarding claim 1, as shown in figures 1 and 8, Bloom discloses an electromagnetic component formed from a multi-layer PCB comprising:

- (a) A plurality of conductive traces 58 (flat electrical conductors, column 6, lines 57-58) having a curved shape (as shown in the figure) and two terminal ends (no number, as shown in the figure),
- (b) each conductive trace formed on an insulating layer (no number, see column 6, lines 61-63) of the PCB and positioned such that the conductive traces form a stack (column 5, lines 21-26);

Art Unit: 2841

(c) a plurality of conductors (interconnecting vias - no number, column 7, lines 32-36) for interconnecting the terminal ends of each conductive trace to form at least one turn of a winding (figures, 8A-C disclose multiple of turns);

- (d) a first conductive layer 58a (considering the top layer as a first conductive layer figure 8A as an example) attached to a first outer surface (see examiner remarks) of the PCB in a position at the top of the stack and having two terminal ends (each layer has two terminals, as shown in the figure) and approximately the same shape as the conductive traces;
- (e) a first additional conductor (no number, shown in the figure interconnecting via) for connecting at least one of the first conductive layer terminal ends to a terminal end of at least one of the conductive traces;
- (f) a second conductive layer 58f (considering the bottom layer as a second conductive layer figure 8A as an example) attached to a second outer surface (see examiner remarks) of the PCB in a position at the bottom of the stack and having two terminal ends and approximately the same shape as the conductive traces; and
- (g) a second additional conductor (interconnecting via no number) for connecting at least one of the second conductive layer terminal ends to a terminal end of at least one of the conductive traces.

Examiner remarks: It is noticed that the examiner picks figure 8A for an easy explanation purpose only, other figures are also incorporated in this Office Action.

Bloom discloses a structure, which is centered about a stack of flat conductive layers to form an inductor and/or transformed. As shown in column 7, line 18

Art Unit: 2841

continuing column 8, line 33, Bloom, discloses a double-sided PCB having one of the illustrated embodiments (fig. 8A-8C) formed within the PCB and interconnected to the circuit board circuit. The examiner considers the outer layers of the illustrated embodiments that are formed on the outer surfaces of the PCB for electrical connection to the PCB's wiring patterns formed on its surfaces.

Regarding claim 2, as shown in figure 8A-8C, Bloom discloses a first one (58b) of the conductive traces, which is formed on the top surface of the PCB and a second one (58e) of the conductive traces is formed on the bottom surface of the PCB, and wherein the first conductive layer is in conductive contact (by interconnecting vias) with the top conductive trace and the second conductive layer is in conductive contact (by interconnecting vias) with the bottom conductive trace.

Regarding claim 3, as shown in the figures, Bloom discloses the conductive contacts that attach the top and bottom surface traces to the respective first and second conductive layers. Since electrical contacts formed by soldering is conventionally known in the art, therefore Bloom anticipates the claim.

Regarding claim 4, Bloom discloses each the conductive layer is a metal foil (column 7, line 56-57).

Regarding claim 5, as shown in the figures, Bloom discloses each insulating layer, which defines an aperture 56 (column 6, line 59), wherein each conductive trace is in the shape of a loop positioned adjacent to the perimeter of a respective one of the apertures, and wherein the conductive layers are each shaped to define an aperture that corresponds to the shape of the apertures formed in the insulating layers, the

Art Unit: 2841

component further comprising a core 44 (column 5, line 33) positioned in the space defined by the apertures. It is noticed that the conductive traces are insulating separated (column 6, lines 61-63) and each insulating layer must contain an aperture for sliding into the core 44.

Regarding claim 6, Bloom discloses the component, which is an inductor (column 3, line 20).

Regarding claims 7-10, as shown in the figures, Bloom discloses a plurality of winding turns formed by the conductive traces 58a-58h and the interconnecting vias (the conductors), and each winding turn is formed by at least 2 conductive traces.

Regarding claim 11, Bloom discloses every limitation as shown in claim 2 above including the electromagnetic component further comprising an insulator (no number, column 6, lines 61-63) disposed between the top conductive trace and the first conductive layer.

Regarding claim 12, Bloom discloses every limitation as shown in claim 5 above.

Regarding claims 13-15, Bloom discloses every limitation as shown in claims 7-10 above.

Regarding claim 16, Bloom discloses the plurality of conductors as interconnecting vias (see claim 1). Because plated conductive via is conventionally known, therefore Bloom anticipates the claim.

Regarding claim 17, Bloom discloses every limitation as shown in the claims 1-2 above.

Art Unit: 2841

Citation of Relevant Art

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

Yeh et al. (US 6759936) disclose a transformers using coil modules and related manufacturing method thereof.

Smith (US 5175525) discloses a low profile transformer.

Estrov (US 5010314) discloses a low-profile planar transformer for use in off-line switching power supplies.

Morikawa (US 6388551) discloses a method of making a laminated balun transform.

Abel (US 6198374) discloses a multi-layer transformer apparatus and method.

So (US 20050242916) disclose a low noise planar transformer.

Wang (US 20050190035) discloses a compact inductor with stacked via magnetic cores for integrated circuits.

Ferencz et al. (US 6914508) disclose a simplified transformer design for a switching power supply.

Inoh et al. (US 5521573) disclose a printed coil.

Jitaru (US 6211767) discloses a high power planar transformer.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hoa C. Nguyen whose telephone number is 571-272-8293. The examiner can normally be reached on M-F.

Application/Control Number: 10/796,694 Page 7

Art Unit: 2841

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kammie Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hoa C. Nguyen 3/13/06

SOE 2841